06EC45

## Fourth Semester B.E. Degree Examination, May/June 2010 **Fundamentals of HDL**

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

## PART - A

Explain the behavioral and structural description types of HDL programming, with examples 1 and keywords used.

b. Explain the following data types:

i) Physical std\_logic and bit\_vector in VHDL

ii) Nets, parameters and registers in verilog.

(10 Marks)

- How do you assign a delay time to the signal assignment statement? Explain the dataflow model of 2×1 multiplexer in VHDL and verilog. (10 Marks)
  - b. Explain the use of data type vectors with dataflow description of 2×2 unsigned combinational array multiplier in VHDL and verilog. (10 Marks)
- Differentiate between signal and variable assignment statement in VHDL. Write VHDL 3 programs for behavioral description of D-latch using signal assignment and variable assignment. (10 Marks)
  - b. Explain the formats of for-loop and while-loop statements in VHDL and verilog. (06 Marks)
  - Write verilog description for a 4-bit priority encoder.

(04 Marks)

- Explain the binding in the following, with example:
  - i) Between entity and component in VHDL ii) Between two modules in verilog.

(10 Marks)

- b. Write the HDL programs for N+1 bit magnitude comparator using
  - i) generate and generic in VHDL ii) generate and parameter in verilog.

(10 Marks)

## PART – B

- Explain the use of procedure (in VHDL) and task (in verilog) with description of full adder, 5 a. using half adders. (10 Marks)
  - Explain the file declaration and built in procedures for file handling in VHDL. b.

(10 Marks)

- How to attach a package to the VHDL module? Explain with an example. a. (08 Marks)
  - What is the need of mixed type descriptions? Write description of 16×8 SRAM in VHDL b. and verilog. (12 Marks)
- How to imvoke a VHDL entity from a verilog module. Explain with an example. (10 Marks)
  - Write a HDL program for mixed language descriptions of a JK-flip-flop with a clear input. b. (10 Marks)
- Write a flow diagram of synthesis. Explain its steps. 8 a.

(08 Marks)

Write VHDL code for signal assignment statement y = 2 \* x + 3. Show the synthesized logic b. symbol and gate level diagram. Write structural code in verilog using the gate level diagram.

(12 Marks)

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.