Max. Marks:100

Time: 3 hrs.

USN

1

2

## Note: Answer FIVE full questions, selecting at least TWO questions from each part.

Fifth Semester B.E. Degree Examination, December 2012 Fundamentals of CMOS VLSI

## PART – A

Explain the nMOS fabrication process with neat diagram. a.

0

- Obtain the dc transfer characteristics of a CMOS inverter and mark all the region showing b. the status of PMOS and NMOS. (10 Marks)
- Compare CMOS and bipolar technologies. a.

E

- Draw the circuit schematic and stick diagram of CMOS 2 input NAND gate. b.
- Draw the layout for the schematic shown in the Fig.Q.2(c). c.



- 3 a. Explain the operation of CMOS dynamic logic. Also discuss the cascading problem of dynamic CMOS logic. (10 Marks)
  - b. Realize Z = A(B+C) + DE for clocked CMOS logic.
  - c. Find the equation for the node voltages V1, V2, V3 during logic "1" transfer, when each pass transistor is driving another pass transistor, as shown in Fig.Q.3(c). Assume threshold voltage of each transistor is V<sub>tn</sub>. (05 Marks)



1 of 2

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8 = 50, will be treated as malpractice.

10EC56

(10 Marks)

- (04 Marks) (06 Marks)
- (10 Marks)

(05 Marks)

## 10EC56

a.	Fine		
	i).	Channel Resistance Ron	
	ii)	Current density J.	(06 Marks)
b.	Der	ive the equation for rise time and fall time for CMOS inverter.	(08 Marks)
c.	. Write a note on limitations of scaling.		(06 Marks)

4

## PART – B

5	a.	Explain structured design of bus arbitration logic for n-line bus.	(10 Marks)
	b.	Explain dynamic 4-bit shift register using CMOS logic.	(10 Marks)
6	a.	Design 4-bit ALU to implement addition, subtraction, EXOR, EXNOR, OR operations.	and AND (10 Marks)
×	b.	With the neat diagram, explain Braun array multiplier.	(10 Marks)
7	a.	Explain the working of three-transistor dynamic RAM cell.	(06 Marks)
	b.	Explain one transistor dynamic memory cell with schematic and stick diagram.	(06 Marks)
	с. :	Discuss CMOS pseudo-static memory cell with stick diagram.	(08 Marks)
8	a.	Explain sensitized path-based testing for combinational logic.	(10 Marks)
	b.	Write a note on ground rules for successful design.	(10 Marks)

\* \* \* \* \*