							I — ·		
	1	1		l	ì				
TTCVNT		i i	ı	l	1	l			
	į.			l	i .	l		l i	
~~~					l			 	

Sixth Semester B.E. Degree Examination, July/August 2005

Electrical & Electronics Engineering

## Digital System design Using VHDL

Time: 3 hrs.]

[Max.Marks: 100

Note: 1. Answer any FIVE full questions.
2. Assume missing details if any.

- 1. (a) Describe the following with a suitable example
  - i) Symbol Vs Entity
  - ii) Configuration
  - iii) Event scheduling & Guarded block statement

(12 Marks)

(b) Explain DATAFLOW style & BEHAVIORAL style of modeling in VHDL with an example of


$$Z = \overline{A}.B + A.C$$

Develop suitable VHDL code.

(8 Marks)

- 2. (a) Explain TRANSPORT & INERTIAL DELAY MODEL in VHDL using an INVERTER with a delay of 20 nsecs. Develop VHDL code for above two models. Assume delay of wire = 10 nsecs. (10 Marks)
  - (b) For the 4 bit ADDER shown in the figure, write the VHDL code using structural description.

    So (10 Marks)




- 3. (a) Explain the following constructs with BNF, giving a suitable example
  - i) CASE statement
- ii) IF statement
- iii) LOOP statement
- iv) WAIT statement

(12 Marks)


- (b) Explain GENERICS in VHDL. Model an OR gate, using GENERICS by defining a delay of OR gate as parameter to the VHDL model. (8 Marks)
- 4. (a) Give the classification of DATA TYPEs in VHDL. Explain i) Scaler type of data with an example. (12 Marks)

(b) Develop a VHDL code for the 4:1 MULTIPLEXER shown, using three - state logic (8 Marks)



- 5. (a) With BNF, clearly distinguish between FUNCTIONS & PROCEDURES in VHDL. Give a suitable example. (10 Marks)
  - (b) For the D-FLIP FLOP shown, write a VHDL code using a PROCESS statement having sensitivity list.

    (10 Marks)



- 6. (a) Explain package declaration & package body in VHDL with an example.

  (10 Marks)
  - (b) Write a BEHAVIORAL CODE for a 4 BIT-SHIFT-REGISTER using D-FLIP-FLOPS.

    (10 Marks)
- 7. (a) Explain register transfer level description with an example. (10 Marks)
  - (b) Develop a VHDL code to model an n bit synchronous binary counter using D FLIP FLOPS. Use generic to define n bit as a parameter having a value of 4, to the VHDL model.

    (10 Marks)
- 8. Write short notes on
  - a) File types
- b) Drivers
- c) Statement concurrency d) Attributes

(4×5=20 Marks)

Reg. No.

# Sixth Semester B.E. Degree Examination, January/February 2006 Electrical & Electronics Engineering Digital System Design using VHDL

Time: 3 hrs.)

(Max.Marks: 100

**EE663** 

Note: Answer any FIVE full questions.

1. (a) Explain the following with respect to VHDL with an example each.

i) Entity ii) Concurrent statement iii) Function iv) Array attribute (8 Marks)

(b) Bring out the differences clearly between the following VHDL statements:

i) 
$$CLK \leq not \ CLK \ after \ 20ns;$$

ii) 
$$CLK \leq not \ CLK$$
;

(6 Marks)

- (c) Narrate the following VHDL operators with examples
  - i) Binary logic operators
  - ii) Shift operators.

(6 Marks)

2. (a) Summarise the sequence of events, when the following VHDL program is executed.

**Process** 

(B,C,D)

begin

A <= B; -- statement 1


B <= C; -- statement 2

C <= D; -- statement 3

end process;

A, B, C and D are signals of type integer and are initialised to  $A=2,\ B=4,\ C=5$  and D=0. D changes to 6 at time = 10 ns. (6 Marks)

(b) Model the J-K flip-flop shown in Fig 2.b using VHDL process.



(8 Marks)


- (c) Distinguish between single dimensional array and multidimensional array with examples. (6 Marks)
- 3. (a) What are procedures? How are they used in VHDL? Explain.

(6 Marks)

(b) Write a VHDL code for a 4 bit adder and briefly explain it. Use component declaration for the program. (8 Marks)

Contd.... 2

(c) Model the 4:1 MUX shown in Fig 3.(c) using 'case' statement.



(6 Marks)


- 4. (a) Model an 8:3 encoder using VHDL and explain the same briefly.
- (8 Marks)

(b) Write a VHDL program to model a 4-bit comparator.

(8 Marks)

(c) Write a note on packages.

- (4 Marks)
- **5.** (a) For the flow chart shown in fig 5.a, use nested ifs and elsifs statements. Bring out the differences.  $S_1$  to  $S_6$  are sequential statements  $C_1$ ,  $C_2$  &  $C_3$  are inputs to be tested. (8 Marks)



- (b) Write a VHDL code for a 4 bit shift register with the following operations.
  - i) SISO
  - ii) PIPO
  - iii) PISO
  - iv) SIPO

(12 Marks)

**EE663** 

- 6. (a) Write a VHDL code for a 4 bit ripple counter, built using D flip-flops. (8 Marks)
  - (b) Write a state diagram for 011 sequence detector and explain. Write the VHDL code for the same. (12 Marks)
- 7. (a) What are FPGAs? List the merits and demerits.

(6 Marks)

- (b) What are the different programming technologies with which a FPGA is fabricated?Explain. (8 Marks)
- (c) Give the various steps involved in designing a digital system using FPGA. (6 Marks)
- **8.** Write short notes on:
  - i) Test bench
  - ii) CPLD
  - iii) Synthesis of VHDL code
  - iv) CAD tools for digital system design

 $(4\times5=20 \text{ Marks})$ 

** * *



USN
-----

# **NEW SCHEME**

	Sixth Semester B.E. Degree Examination, July 2007	
		Santra 100
ne: 3	, 111 Del	larks: 100
a.	i) Design entity. ii) Synthesis.	(15 Marks)
	Give the significance and analogy of entity – architecture sections of a VI	(05 Marks)
Lis	t the three styles of modeling a digital system in VHDL. Give the VHDl ch of them, with reference to half adder.	code for (20 Marks)
a.	the order of evaluation of the expression,	
b.	Write a VHDL code to implement a 2: 4 decoder with an active low e	(08 Marks) enable line
	i) Conditional signal assignment. ii) Selected signal assignment stater Use '&' operator as required.	nent. (12 Marks)
	binary adder.	(10 Marks)
b.	What are inertial and transport delay models. Give their syntax and ill difference between the two models.	ustrate the (10 Marks)
a.	find two's complement of a N-bit number.	OL code to (10 Marks)
Ъ.		
	Using process statement.	(10 Marks)
a.	Write a VHDL code to model D flip-flop, assuming D, clock, preset and cinputs and Q, Qbar as the output. Use process statement and no sensitivity l	lear as the ist. (08 Marks)
b.	Develop a VHDL code to model N-bit register that performs i) Left shift. ii) Right shift.	(12 Marks)
a. b.	Give the VHDL code that models 4-bit up-down synchronous counter.  Give the VHDL code that models 4-bit ring counter.	(08 Marks) (08 Marks)
c.	What are packages in VHDL? Give an example.	(04 Marks)
Di		
a.	Programmable logic devices.	(06 Marks)
b.		(04 Marks) (06 Marks)
c. d.	and the second of the second o	(04 Marks)
	<ul> <li>a.</li> <li>b.</li> <li>a.</li> <li>b.</li> <li>a.</li> <li>b.</li> <li>c.</li> <li>d.</li> &lt;</ul>	Electrical & Electronic Engineering Digital System Design Using VHDL  ne: 3 hrs.]  [Max. M  Note: Answer any FIVE full questions.  a. What is the need for CAD tools? With reference to CAD tools discuss, i) Design entity. ii) Synthesis. iii) Functional simulation. iv) Physical design.  b. Give the significance and analogy of entity – architecture sections of a VI  List the three styles of modeling a digital system in VHDL. Give the VHDI each of them, with reference to half adder.  a. List the seven classes of VHDL operators according to their precedence ar the order of evaluation of the expression, A & not B or C nor 2 and D  b. Write a VHDL code to implement a 2: 4 decoder with an active low e using. i) Conditional signal assignment. ii) Selected signal assignment stater Use '&' operator as required.  a. Develop a VHDL code with generic and generate statement to model a N-l binary adder.  b. What are inertial and transport delay models. Give their syntax and illudifference between the two models.  a. What are VHDL functions? Where do they appear? Give the complete VHI find two's complement of a N-bit number.  b. Write a VHDL code to model the Boolean expression, F(A, B, C) = ∑m(0, 3, 5, 6, 7) Using process statement.  a. Write a VHDL code to model D flip-flop, assuming D, clock, preset and c inputs and Q, Qbar as the output. Use process statement and no sensitivity I  b. Develop a VHDL code to model N-bit register that performs i) Left shift. ii) Right shift.  a. Give the VHDL code that models 4-bit up-down synchronous counter. b. Give the VHDL code that models 4-bit ring counter. c. What are packages in VHDL? Give an example.  Discuss a. Programmable logic devices. b. Structure of a CPLD. c. A 3-input LUT of a FPGA. d. Inclusion of a flip-flop in a FPGA logic block.

• • • •

And the second s



## Sixth Semester B.E. Degree Examination, Dec. 07 / Jan. 08 Digital System Design Using VHDL

Time: 3 hrs. Note: Answer any FIVE full questions. Max. Marks:100

a. Describe the following with examples:

1

i) Architecture ii) Attributes iii) Generate statements. (12 Marks)

- b. What is the difference between inertial delay and transport delay? Explain with an example. (08 Marks)
- Explain the different styles of modeling in VHDL. Discuss the salient features of them taking 2 the example of a full adder. (20 Marks)
- 3 a. Explain with examples the following constructs with BNF.

i) Case Statement ii) Wait Statement iii) Loop Statement.

(12 Marks)

Write a VHDL code for 8:3 encoder operation.

(08 Marks)

Discuss the various data types in VHDL with examples.

(12 Marks)

Model a 3-8 decoder with enable input using VHDL.

(08 Marks)

Explain different types of procedures with examples.

(10 Marks)

b. Write the behavioral description to simulate 8 byte RAM with Read/write line, address data lines, and active low chip select line. Implement the read and write operations in the architecture.





Fig.5(b)

(10 Marks)

a. Explain package and package body.

(05 Marks)

b. Write the behavioral code for a 4-bit universal register using D – FF and 4:1 multiplexer with control inputs S₀ and S₁ which specify the type of operation as shown in the table below. The block diagram representation of the universal shift register is shown in fig.6(b). (15 Marks)



$S_1$	$S_0$	Mode of operation
0	0	hold
0	1	shift right
1	0	shift left
1	1	Parallel load

Table 6(b)

- 7 a. Describe briefly the configuration statement with an example. (08 Marks)
  - b. Write the VHDL code to implement a synchronous counter having the counting sequence as 2, 0, 3, 1, 2, 0, 3, 1, ...... using T FF (12 Marks)
- 8 a. What are FPGAs? Discuss their features.

(08 Marks)

b. Give the various steps involved in designing a digital system using FPGA with an example. (12 Marks)

****

E				,									JSN
---	--	--	--	---	--	--	--	--	--	--	--	--	-----

### Sixth Semester B.E. Degree Examination, June/July 08 **Digital System Design Using VHDL**

Time: 3 hrs. Max. Marks: 100 Note: Answer any FIVE full questions.

- a. Explain in brief the evolution of VHDL and mention the capabilities of the language. (08 Marks)
  - b. Explain the following
    - i) Entity
    - ii) Architecture
    - iii) Packages

(12 Marks)

- a. List the operators allowed in VHDL language. 2 (05 Marks)
  - b. Explain the different styles of modeling using VHDL taking an example of half adder. (15 Marks)
- a. Give the classification of data types and explain with examples 3
  - i) Physical type
  - ii) Enumerated type

(10 Marks)

- b. Write a VHDL code for 3-bit ripple up counter employing JK flip-flops using structural style of modeling. (10 Marks)
- a. Explain the inertial and transport delays used in VHDL taking an example of buffer. 4

(10 Marks)

- b. Write a VHDL code for 4 to 1 MUX using selected and conditional signal assignment concurrent statements i.e WITH/SELECT/WHEN. (10 Marks)
- a. Write the BNF for the following and explain with an example 5
  - i) Loop
  - ii) CASE
  - iii) EXIT

(10 Marks)

- b. Write a VHDL code for positive edge triggered d-flip -flip with active high reset (10 Marks) asynchronous input using guarded block statement.
- a. Explain the structure of process statement. 6

(08 Marks)

- b. Model JK flip flop that has active low direct inputs and responds to the falling edge of the (12 Marks) clock using IF statement.
- a. Explain the FUNCTION and PROCEDURE with an example.
  - b. What is FPGA? Explain the architecture of FPGA.

(10 Marks) (10 Marks)

Write a note on architecture of CPLD. 8

(10 Marks)

b. Write a VHDL code for 8 – bit ripple adder using Loop statement. Use GENERICS.

(10 Marks)

.